FEATURES

DESCRIPTION

APPLICATIONS


Portable Computers

- Wall Adapters
- Battery-Powered Systems
- Distributed Power

TYPICAL APPLICATION

12V to 3.3V Step-Down Converter D2 CMDSH-3 C2 0.1μF OUTPUT BOOST 3.3V V_{SW} C3 1.2A* OPEN LT1767-3.3 2.2µF 0R CERAMIC SHDN FB HIGH GND SYNC = ON C1 **D**1 **-** C_C 10μF ¹ 1.5nF UPS120 CERAMIC ${\bf F}_{{\bf R}_{C}}^{1}$ 4.7k *MAXIMUM OUTPUT CURRENT IS SUBJECT TO THERMAL DERATING. 1767 TA01


Efficiency vs Load Current





ABSOLUTE MAXIMUM RATINGS (Note 1)

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The ullet denotes the specifications which <u>apply</u> over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{IN} = 15V$, $V_C = 0.8V$, Boost = $V_{IN} + 5V$, SHDN, SYNC and switch open unless otherwise noted.

PARAMETER	CONDITION			MIN	TYP	MAX	UNITS
Maximum Switch Current Limit	A ∓ 0°C to 125C			1.5	2	3	A
	$T_A = < 0^{\circ}C$	$T_A = < OC$		1.3		3	A
Oscillator Frequency	3.3V _M ¥ 25V			1.1	1.25	1.4	MHz
				1.1		1.5	MHz
Switch On Voltage Drop	_{SW} = Đ1.5A, ℃≤ T _A ≤ 125°C and	$SW = D1.5A$, $C \le T_A \le 125^{\circ}C$ and $D1.3A_A \ge 0^{\circ}C$			330	400	mV
		•				500	mV
V _{IN} Undervoltage Lockout	(Note 3)	(Note 3)		2.47	2.6	2.73	V
V _{IN} Supply Current	A€= V _{NOM} + 17%	Ag= V _{NOM} + 17%			1	1.3	mA
Shutdown Supply Current	$SN = 0V, V_N = 25V, V_W = 0V$				6	20	μA
,			•			45	μA
Feedback Voltage	3V _{KN} ¥ 25V, 0.4V <∂< 0.9V	LT1767 (Adj)		1.182	1.2	1.21	8 V
	(Note 3)		•	1.176		1.224	V
		LT1767-1.8	•	1.764	1.8	1.836	V
		LT1767-2.5	•	2.45	2.5	2.55	V
		LT1767-3.3	•	3.234	3.3	3.366	V
		LT1767-5	•	4.9	5	5.1	V
FB Input Current	LT1767 (Adj)	•	•		Ð0.25	Ð 0.5	μΑ
	•					cn17	767 1767fae



ELECTRICAL CHARACTERISTICS

The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{IN} = 15V$, $V_C = 0.8V$, Boost = $V_{IN} + 5V$, SHDN, SYNC and switch open unless otherwise noted.

PARAMETER	CONDITION		MIN	TYP	MAX	UNITS	
FB Input Resistance	LT1767-1.8 LT1767-2.5 LT1767-3.3 LT1767-5	•	10.5 14.7 19 29	15 21 27.5 42	21 30 39 60	Ω Ω Ω	
Error Amp Voltage Gain	0.4V _C <<\0.9V		150	350			
Error Amp Transconductance	$\Delta I_{VC}=\pm 10 \mu A$	•	500	850	1300	μMho	
V _C Pin Source Current	F¥= V _{NOM} Ð 17%	•	80	120	160	μΑ	
V _C Pin Sink Current	F¥= V _{NOM} + 17%	•	70	110	180	μΑ	
V _C Pin to Switch Current Transconductance				2.5		A/V	
V _C Pin Minimum Switching Threshold Duty Cycle = 0%				0.35			١
V _C Pin 1.5A _{gW} Threshold				0.9		V	
Maximum Switch Duty Cycle	C¥1.2V, \$ _W = 400mA	•	85 80	90		% %	
Minimum Boost Voltage Above Switch	SW ≠ Đ1.5A, ℃ ≤ T _A ≤ 125°C and Đ1.3A _A ₹ ℃ C	•		1.8	2.7	V	
Boost Current	$g_W = D 0.5A$ (Note 4) $I_{SW} = D 1.5A$, $0C \le T_A \le 125^{\circ}C$ and $D 1.3A_A \nearrow 0^{\circ}C$ (Note 4)	•		10 30	15 45	mA mA	
SHDN Threshold Voltage		•	1.27	1.33	1.40	V	
SHDN Input Current (Shutting Down)	SHDN = 60mV Above Threshold	•	Đ7	Ð10	Ð13	μΑ	
SHDN Threshold Current Hysteresis	SHDN = 100mV Below Threshold	•	4	7	10	μΑ	
SYNC Threshold Voltage				1.5	2.2	V	
SYNC Input Frequency			1.5		2	MHz	
SYNC Pin Resistance	SYNC= 1mA			20		Ø	

Note 1: Absolute Maximum Ratings are those values beyond which the lite 3: Minimum input voltage is defined as the voltage where the internal of a device may be impaired.


regulator enters lockout. Actual minimum input voltage to maintain a


Note 2: The LT1767E is guaranteed to meet performance specifications regulated output will depend on output voltage and load current. See from 0°C to 125C. Specifications over the £940 to 125C operating


Applications Information.

junction temperature range are assured by design, characterization and **Note 4**: Current flows into the BOOST pin only during the on period of the correlation with statistical process controls.

TYPICAL PERFORMANCE CHARACTERISTICS










sn1767 1767fas





TYPICAL PERFORMANCE CHARACTERISTICS























sn1767 1767fas



PIN FUNCTIONS

FB: The feedback pin is used to set output voltage using when possible. Keep the path between the input bypass external voltage divider that generates 1.2V at the pin waited the GND pin short. The GND pin of the MS8 package the desired output voltage. The fixed voltage 1.8V, 2.53/directly attached to the internal tab. This pin should be 3.3V and 5V versions have the divider network includet dached to a large copper area to improve thermal internally and the FB pin is connected directly to thresistance. The exposed pad of the MS8E package is also output. If required, the current limit can be reduced during nnected to GND. This should be soldered to a large start up or short-circuit when the FB pin is below 0.5V (seepper area to improve its thermal resistance.

the Current Limit Foldback graph in the Typical Perfor-mance Characteristics section). An impedance of less N switch. This pin is driven up to the input pin voltage this feature to operate.

than 5IΩ (adjustable part only) at the FB pin is needed for uring switch on time. Inductor current drives the switch pin negative during switch off time. Negative voltage must

B00ST: The BOOST pin is used to provide a drive volta one, clamped with an external catch diode with a Review of the B00ST pin is used to provide a drive volta one. higher than the input voltage, to the internal bipolar NPNC: The sync pin is used to synchronize the internal boost voltage allows the switch to saturate and voltage duty cycle. The synchronizing range is equalitate loss approximates that of a 002FET structure.

power switch. Without this added voltage, the typical oscillator to an external signal. It is directly logic compatswitch voltage loss would be about 1.5V. The additional includes and can be driven with any signal between 20% and operating frequency, up to 2MHz. See Synchronization

 V_{IN} : This is the collector of the on-chip power NPN switcbection in Applications Information for details. When not This pin powers the internal circuitry and internal regulæruse, this pin should be grounded. tor. At NPN switch on and off, high dl/dt edges occur **SHDN**: The shutdown pin is used to turn off the regulator voltage across the internal NPN.

this pin. Keep the external bypass capacitor and catch and to reduce input drain current to a few microamperes. diode close to this pin. All trace inductance in this path will a 1.33V threshold can function as an accurate undercreate a voltage spike at switch off, adding to the Voltage lockout (UVLO), preventing the regulator from operating until the input voltage has reached a predeter-**GND:** The GND pin acts as the reference for the regulated level. Float or pull high to put the regulator in the

output, so load regulation will suffer if the OgroundO endperating mode. the load is not at the same voltage as the GND pin of the The V pin is the output of the error amplifier and the

IC. This condition will occur when load current or other input of the peak switch current comparator. It is normally currents flow through metal paths between the GND pin dised for frequency compensation, but can do double duty and the load ground point. Keep the ground path short as a current clamp or control loop override. This pin sits between the GND pin and the load and use a ground plane at about 0.35V for very light loads and 0.9V at maximum load. It can be driven to ground to shut off the output.



BLOCK DIAGRAM

The LT1767 is a constant frequency, current mode buznkd output capacitor, then an abrupt 150 of twill occur. converter. This means that there is an internal clock and current fed system will have 90 ase shift at a much two feedback loops that control the duty cycle of the powlewer frequency, but will not have the addition as 1910 to switch. In addition to the normal error amplifier, there is until well beyond the LC resonant frequency. This makes current sense amplifier that monitors switch current onitmuch easier to frequency compensate the feedback loop cycle-by-cycle basis. A switch cycle starts with an oscilland also gives much quicker transient response. tor pulse which sets the Rip-flop to turn the switch on. High switch efficiency is attained by using the BOOST pin When switch current reaches a level set by the inverting provide a voltage to the switch driver which is higher input of the comparator, the flip-flop is reset and the input voltage, allowing switch to be saturated. switch turns off. Output voltage control is obtained by his boosted voltage is generated with an external capaciusing the output of the error amplifier to set the switch for and diode. A comparator connected to the shutdown current trip point. This technique means that the error disables the internal regulator, reducing supply amplifier commands current to be delivered to the output rather than voltage. A voltage fed system will have low phase shift up to the resonant frequency of the inductor




Figure 1. Block Diagram

LINEAR

FB RESISTOR NETWORK

voltage outputs, the adjustable part should be used and an erratic operation. external resistor divider added. The suggested resistor (Rt2) antalum capacitors are used, values in the 22470 F from FB to ground is 10k. This reduces the contribution ratinge are generally needed to minimize ESR and meet ripple FB input bias current to output voltage to less than 0.25% urrent and surge ratings. Care should be taken to ensure The formula for the resistor (R1) from Hto FB is:

R1=
$$\frac{R2(V_{OUT}-1.2)}{1.2-R2(0.25\mu A)}$$




Figure 2. Feedback Network

INPUT CAPACITOR

RMS ripple current can be calculated from:

$$I_{RIPPLE(RMS)} = I_{OUT} \sqrt{V_{OUT}(V_{IN} - V_{OUT}) / V_{IN}^{2}}$$

Higher value, lower cost ceramic capacitors are now availended. able in smaller case sizes. These are ideal for input bypass talum capacitors are usually chosen for their bulk ment of the input capacitor is reduced so values in the range tantalum capacitor with less than Ø. ESR at 22F to of 1μF to 4.7μF are suitable for most application 5.V or similar type ceramics can be used since the absolute value

of capacitance is less important and has no significant If an output voltage of 1.8V, 2.5V, 3.3V or 5V is required, the respective fixed option part, -1.8, -2.5, -3.3 or -5, should be in input required by the output of the LT1767, a used. The FB pin is tied directly to the output; the necessary resistive divider is already included on the part. For other

> the ripple and surge ratings are not exceeded. The AVX TPS and Kemet T495 series are surge rated. AVX recommends derating capacitor operating voltage by 2:1 for high surge applications.

OUTPUT CAPACITOR

Unlike the input capacitor, RMS ripple current in the output capacitor is normally low enough that ripple current rating is not an issue. The current waveform is triangular, with an RMS value given by:

$$I_{RIPPLE(RMS)} = \frac{0.29(V_{OUT})(V_{IN} - V_{OUT})}{(L)(f)(V_{IN})}$$

The LT1767 will operate with both ceramic and tantalum output capacitors. Ceramic capacitors are generally chosen Step-down regulators draw current from the input supply for their small size, very low ESR (effective series resispulses. The rise and fall times of these pulses are very fast. The input capacitor is required to reduce the voltage ripple to the c this causes at the input of LT1767 and force the switching current into a tight local loop, thereby minimizing EMI. The pole frequency must typically be reduced by a factor of 10. Typical ceramic output capacitors are in the to 10 F range. Since the absolute value of capacitance defines the pole frequency of the output stage, an X7R or X5R type ceramic, which have good temperature stability, is recom-

ing since their high frequency capacitive nature removes capacitance properties, useful in high transient load applimost ripple current rating and turn-on surge problems. Attions. ESR rather than capacitive value defines output higher switching frequency, the energy storage require at 1.25MHz. Typical LT1767 applications require a 500uF, see Table 2.





Table 2. Surface Mount Solid Tantalum Capacitor ESR and Rinnle Current

and hippid duriont							
Ripple Current (A)							
to 1.1							
0.4							
D Case Size							
to 1.1							
C Case Size							
yp)							

and reduces the current at which discontinuous operation occurs. The following formula gives maximum output current for continuous mode operation, implying that the peak to peak ripple (2x the term on the right) is less than the maximum switch current.

$$\begin{split} & \text{Continuous Mode} \\ & I_{\text{OUT}\left(\text{MAX}\right)} = & I_{\text{P}} - \frac{\left(V_{\text{OUT}}\right)\!\!\left(V_{\text{IN}} - V_{\text{OUT}}\right)}{2\!\!\left(L\right)\!\!\left(f\right)\!\!\left(V_{\text{IN}}\right)} \end{split}$$

Figure 3 shows a comparison of output ripple for a ceran discontinuous operation occurs when and tantalum capacitor at 200mA ripple current.




Figure 3. Output Ripple Voltage Waveform

INDUCTOR CHOICE AND MAXIMUM OUTPUT CURRENT

the maximum switch rating-(Iminus one half peak to peak inductor current. In past designs, the maximum switch current has been reduced by the introduction of maximum load current. Choosing a small inductor with slope compensation. Slope compensation is required at lighter loads may result in discontinuous mode of duty cycles above 50% to prevent an affect called operation, but the LT1767 is designed to work well in subharmonic oscillation (see Application Note 19 for details). The LT1767 has a new circuit technique that Assume that the average inductor current is equal to maintains a constant switch current rating at all duty load current and decide whether or not the inductor cycles. (Patent Pending)

For most applications, the output inductor will be in the 1µH to 10µH range. Lower values are chosen to reduce the physical size of the inductor, higher values allow higher Also, the instantaneous application of input or release output currents due to reduced peak to peak ripple current, from shutdown, at high input voltages, may cause

$$I_{OUT(DIS)} = \frac{(V_{OUT})}{2(L)(f)}$$

For $V_N = 8V$, $V_{OUT} = 5V$ and $L = 3\mu M$,

$$I_{OUT(MAX)} = 1.5 - \frac{(5)(8-5)}{2(3.3 \cdot 10^{-6})(1.25 \cdot 10^{6})(8)}$$
$$= 1.5 - 0.23 = 1.27 \text{ A}$$

Note that the worst case (minimum output current available) condition is at the maximum input voltage. For the same circuit at 15V, maximum output current would be only 1.1A.

When choosing an inductor, consider maximum load current, core and copper losses, allowable component height, output voltage ripple, EMI, fault current in the inductor, saturation, and of course, cost. The following procedure is suggested as a way of handling these some-Maximum output current for a buck converter is equal to hat complicated and conflicting requirements.

> Choose a value in microhenries from the graphs of either mode.

> must withstand continuous fault conditions. If maximum load current is 0.5A, for instance, a 0.5A inductor may not survive a continuous 2A overload condition.





soft-start circuit shown in Figure 10 should be used.

Calculate peak inductor current at full load current to ensure that the inductor will not saturate. Peak current can be significantly higher than output current, especially with smaller inductors and lighter loads, so donÕt omit this step. Powdered iron cores are forgiving opments in low profile, surface mounting, etc. because they saturate softly, whereas ferrite cores saturate abruptly. Other core materials fall somewheraTCH DIODE in between.

$$I_{PEAK} = I_{OUT} + \frac{V_{OUT} (V_{IN} - V_{OUT})}{2(L)(f)(V_{IN})}$$

V_{IN} = Maximum input voltage f = Switching frequency, 1.25MHz

3. Decide if the design can tolerate an OopenO core geometry like a rod or barrel, which have high magnetic field radiation, or whether it needs a closed core like a toroid $I_{D(AVG)} = \frac{I_{OUT}(V_{IN} - V_{OUT})}{V_{IN}}$ to prevent EMI problems. This is a tough decision because the rods or barrels are temptingly cheap and small and there are no helpful guidelines to calculate BOOST PIN when the magnetic field radiation will be a problem.

Table 3

14510 0								
PART NUMBER	VALUE (uH)	I _{SAT} (Amps)	DCR (Ω)	HEIGHT (mm)				
Coiltronics								
TP1-2R2	2.2	1.3	0.188	1.8				
TP2-2R2	2.2	1.5	0.111	2.2				
TP3-4R7	4.7	1.5	0.181	2.2				
TP4- 100	10	1.5	0.146	3.0				
Murata								
LQH1C1R0M04	1.0	0.51	0.28	1.8				
LQH3C1R0M24	1.0	1.0	0.06	2.0				
LQH3C2R2M24	2.2	0.79	0.1	2.0				
LQH4C1R5M04	1.5	1.0	0.09	2.6				
Sumida								
CD73- 100	10	1.44	0.080	3.5				
CDRH4D18-2R	2 2.2	1.32	0.05	8 1.8				
CDRH5D18-6R	2 6.2	1.4	0.07	1 1.8				
CDRH5D28-10	0 10	1.3	0.048	3 2.8				

saturation of the inductor. In these applications, the After making an initial choice, consider the secondary things like output voltage ripple, second sourcing, etc. Use the experts in the Linear TechnologyOs applications department if you feel uncertain about the final choice. They have experience with a wide range of inductor types and can tell you about the latest devel-

> The suggested catch diode (D1) is a UPS120 Schottky, or its Motorola equivalent, MBRM120LTI/MBRM130LTI. It is rated at 2A average forward current and 20V/30V reverse voltage. Typical forward voltage is 0.5V at 1A. The diode conducts current only during switch off time. Peak reverse voltage is equal to regulator input voltage. Average forward current in normal operation can be calculated

For most applications, the boost components are £ 0.1 capacitor and a CMDSH-3 diode. The anode is typically connected to the regulated output voltage to generate a voltage approximately Mabove W to drive the output stage. The output driver requires at least 2.7V of headroom throughout the on period to keep the switch fully saturated. However, the output stage discharges the boost capacitor during the on time. If the output voltage is less than 3.3V, it is recommended that an alternate boost supply is used. The boost diode can be connected to the input, although, care must be taken to prevent the 2x V boost voltage from exceeding the BOOST pin absolute maximum rating. The additional voltage across the switch driver also increases power loss, reducing efficiency. If available, an independent supply can be used with a local bypass capacitor.

A 0.1µF boost capacitor is recommended for most applications. Almost any type of film or ceramic capacitor is




suitable, but the ESR should be 2 do ensure it can be fully recharged during the off time of the switch. The R1= $\frac{V_H - V_L}{7}$ capacitor value is derived from worst-case conditions of 700ns on-time, 50mA boost current, and 0.7V discharge R2 = ripple. This value is then guard banded by 2x for secondary factors such as capacitor tolerance, ESR and temperature effects. The boost capacitor value could be reduced under less demanding conditions, but this will not improve V_H D Turn-on threshold circuit operation or efficiency. Under low input voltage and low load conditions, a higher value capacitor will reduce V_L D Turn-off threshold

> Example: switching should not start until the input is above 4.75V and is to stop if the input falls below 3.75V.

SHUTDOWN AND UNDERVOLTAGE LOCKOUT

discharge ripple and improve start up operation.

 $V_{H} = 4.75 V$ Figure 4 shows how to add undervoltage lockout (UVLO) to the LT1767. Typically, UVLO is used in situations where $V_L = 3.75V$ the input supply isurrent limited or has a relatively high source resistance. A switching regulator draws constant $R1 = \frac{4.75V - 3.75V}{7.0} = 143k$ power from the source, so source current increases as source voltage drops. This looks like a negative resistance load to the source and can cause the source to current limitR2 = or latch low under low source voltage conditions. UVLO prevents the regulator from operating at source voltages where these problems might occur.






Figure 4. Undervoltage Lockout

Keep the connections from the resistors to the SHDN pin short and make sure that the interplane or surface capacitance to the switching nodes are minimized. If high resistor values are used, the SHDN pin should be bypassed with a 1nF capacitor to prevent coupling problems from the switch node.

SYNCHRONIZATION

The SYNC pin, is used to synchronize the internal oscillator to an external signal. The SYNC input must pass from

An internal comparator will force the part into shutdown logic level low, through the maximum synchronization below the minimum_{IN} of 2.6V. This feature can be used hreshold with a duty cycle between 20% and 80%. The to prevent excessive discharge of battery-operated sysput can be driven directly from a logic level output. The tems. If an adjustable UVLO threshold is required, the nchronizing range is equal natial operating frequency shutdown pin can be used. The threshold voltage of the to 2MHz. This means threatinimum practical sync shutdown pin comparator is 1.33V.µA3nternal current frequency is equal to the worst-cation self-oscillating source defaults the open pin condition to be operating (sequency (1.5MHz), not the typical operating frequency Typical Performance Graphs). Current hysteresis is added .25MHz. Caution should be used when synchronizing above the SHDN threshold. This can be used to set voltageve 1.6MHz because at higher sync frequencies the hysteresis of the UVLO using the following: amplitude of the internal slope compensation used to

prevent subharmonic switching is reduced. This type **B**bard layout also has a significant effect on thermal subharmonic switching only occurs at input voltages lessistance. Soldering the exposed pad to as large a copper than twice output voltage. Higher inductor values will teade as possible and placing feedthroughs under the pad to eliminate this problem. See Frequency Compensattona ground plane, will reduce die temperature and insection for a discussion of an entirely different cause cafease the power capacity of the LT1767. For the subharmonic switching before assuming that the cause inexposed package, Pin 4 is connected directly to the insufficient slope compensation. Application Note 19 had inside the package. Similar treatment of this pin will more details on the theory of slope compensation.

LAYOUT CONSIDERATIONS

THERMAL CALCULATIONS

As with all high frequency switchers, when considering power dissipation in the LT1767 chip comes from four layout, care must be taken in order to achieve optimal surces: switch DC loss, switch AC loss, boost circuit electrical, thermal and noise performance. For maximum rent, and input quiescent current. The following efficiency, switch rise and fall times are typically in the rental show how to calculate each of these losses. nanosecond range. To prevent noise both radiated and conducted, the high speed switching current path, showing should not be used for calculating efficiency at light in Figure 5, must be kept as short as possible. This is implemented in the suggested layout of Figure 6. Shortswitch loss: ing this path will also reduce the parasitic trace inductance of approximately 25nH/inch. At switch off, this parasitic inductance produces a flyback spike across the LT1767Psw = $\frac{R_{SW}(I_{OUT})^2(V_{OUT})}{V_{IN}} + 17ns(I_{OUT})(V_{IN})(f)$ switch. When operating at higher currents and input voltages, with poor layout, this spike can generate voltoost current loss for boost $V_{OUT} = V_{OUT}$ ages across the LT1767 that may exceed its absolute maximum rating. A ground plane should always be used under the switcher circuitry to prevent interplane coupling $V_{OUT} = V_{OUT} = V_{OUT$




Figure 5. High Speed Switching Path

The Vand FB components should be kept as far away as possible from the switch and boost nodes. The LT1767 = 0.1 pinout has been designed to aid in this. The ground for these components should be separated from the switch PBOOST = current path. Failure to do so will result in poor stability or subharmonic like oscillation.

Quiescent current loss:

$$P_{Q} = V_{IN}(0.001)$$

 $R_{SW}=$ Switch resistance 0.27Ω when hot) 17ns = Equivalent switch current/voltage overlap time f = Switch frequency

Example: with |M| = 10V, |M| = 5V and |M| = 1A:

$$P_{SW} = \frac{(0.27)(1)^{2}(5)}{10} + (17 \cdot 10^{-9})(1)(10)(1.25 \cdot 10^{6})$$

$$= 0.135 + 0.21 = 0.34W$$

$$P_{BOOST} = \frac{(5)^{2}(1/50)}{10} = 0.05W$$

$$P_{O} = 10(0.001) = 0.01W$$

and overall noise.




Figure 6. Typical Application and Suggested Layout (Topside Only Shown)

Total power dissipation is 0.34 + 0.05 + 0.01 = 0.4W. When estimating ambient, remember the nearby catch Thermal resistance for LT1767 package is influenced by

the presence of internal or backside planes. With a full plane under the package, thermal resistance for the PDIODE = $\frac{\left(V_F\right)\left(V_{IN}-V_{OUT}\right)\left(I_{LOAD}\right)}{V_{IDDE}}$

increase resistance to about 160W. To calculate die

temperature, use the appropriate thermal resistance V_F = Forward voltage of diode (assume 0.5V at 1A) number and add in worst-case ambient temperature:

$$T_{.1} = T_A + \theta_{.1A} (P_{TO})$$

 $P_{\text{DIODE}} = \frac{(0.5)(12-5)(1)}{12} = 0.29W$

Notice that the catch diodeOs forward voltage contribute LT1767 a significant loss in the overall system efficiency. A larger lower \≠diode can improve efficiency by several percent.

PINDUCTOR (LOAD) (LDCR)

 P_{INDUCTOR} (1) (0.1) = 0.1W

Typical thermal resistance of the board \cdot \cdot 35. At an ambient temperature of 855,

$$T_i = 65 + 40 (0.4) + 35 (0.39) = 95$$

If a true die temperature is required, a measurement of the SYNC to GND pin resistance can be used. The SYNC pin resistance across temperature must first be calibrated, with no device power, in an oven. The same measurement can then be used in operation to indicate the die temperature.

FREQUENCY COMPENSATION

Before starting on the theoretical analysis of frequency response, the following should be remembered D the worse the board layout, the more difficult the circuit will be to stabilize. This is true of almost all high frequency analog circuits, read the OLAYOUT CONSIDERATIONSO section first. Common layout errors that appear as stability problems are distant placement of input decoupling capacitor and/or catch diode, and connecting theompensation to a ground track carrying significant switch current. In addition, the theoretical analysis considers only first order. non-ideal component behavior. For these reasons, it is gain set by $_{n}g$ and $R = 850 \pm 500 k = 2425$. important that a final stability check is made with produced set by $R = (2\pi + 500 k + 330 p) = 965 Hz$. tion layout and components.

The LT1767 uses current mode control. This alleviates many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems associated with the many of the phase shift problems as the many of the phase shift problems as the many of the phase shift problems as the many of the many of the phase shift problems as the many of the ma inductor. The basic regulator loop is shown in Figure $\frac{1}{7}$ C gain set by gand $\frac{1}{8}$ (assume $\frac{1}{9}$ 0) = 2.5 \(\pm 10 = 25. \) with both tantalum and ceramic capacitor equivalent cross by $\frac{1}{8}$ UT and $\frac{1}{8}$ E = $\frac{1}{2}$ T = 159Hz. cuits. The LT1767 can be considered as two dopcks, the error amplifier and the power stage.

Figure 8 shows the overall loop response with a 330pF Jantalum output capacitor: Zero set by Q_{17} and $Q_{SR} = (2\pi \times 100. \times 0.1)^{1} = 15.9 \text{kHz}.$ capacitor and a typical 1000 tantalum output capacitor. The response is set by the following terms:




Figure 7. Model for Loop Response




Figure 8. Overall Loop Response

Unity-gain set by Ω and $\Omega_0 = (2\pi \times 330p \times 850^{\circ})^{0.01} =$ 410kHz.

Unity-gain set by G_{1T} and $G_0 = (2\pi \times 100 \times 2.5^{\circ})^{0.1} =$ 3.98kHz.

The zero produced by the ESR of the tantalum outputck converter with adjustable soft-start capacitor is very useful in maintaining stability. Ceramic apacitive loads or high input voltages can cause output capacitors do not have a zero due to very low ESR 190 capacitors at start-up. Figure 10 shows a circuit but are dominated by their ESL. They form a notch in the limits the dv/dt of the output at start-up, controlling 1MHz to 10MHz range. Without this zero, thoust be made dominant. A typical value of 2.2nF will achieve configuration with the addition of R3, Resund Q1. As the capacitor charge rate. The buck converter is a typical this.

the output starts to rise, Q1 turns on, regulating switch If better transient response is required, a zero can berrent via the ypin to maintain a constant dv/dt at the added to the loop using a resistor) (R) series with the output. Output rise time is controlled by the current compensation capacitor. As the value cis increased, through Gsdefined by R4 and Q10s Ønce the output transient response will generally improve, but two effects in regulation, Q1 turns off and the circuit operates limit its value. First, the combination of output capaciton rmally. R3 is transient protection for the base of Q1. ESR and a large Rnay stop loop gain rolling off alto-

gether. Second, if the loop gain is not rolled sufficiently at RiseTime = $\frac{(R4)(C_{SS})(V_{OUT})}{(V_{BE})}$ the switching frequency, output ripple will perturb the V pin enough to cause unstable duty cycle switching similar using the values shown in Figure 10, to subharmonic oscillation. This may not be apparent at

the output. Small signal analysis will not show this since a continuous time system is assumed. If needed, an RiseTime = $\frac{(47 \cdot 10^3)(15 \cdot 10^{-9})(5)}{0.7} = 5 \text{ms}$ the output. Small signal analysis will not show this since additional capacitor (Ccan be added to form a pole at The ramp is linear and rise times in the order of 100ms are typically one fifth the switching frequency (f⊨R- 5k,

When checking loop stability, the circuit should be operated over the application Õs full voltage, current and tem-perature range. Any transient loads should be applied and the output voltage monitored for a well-damped behavior Output SEPIC Converter See Application Note 76 for more details.

CONVERTER WITH BACKUP OUTPUT REGULATOR

The circuit in Figure 11 generates both positive and

possible. Since the circuit is voltage controlled, the ramp

negative 5V outputs with a single piece of magnetics. The two inductors shown are actually just two windings on a

In systems with a primary and backup supply, for extandard BH Electronics inductor. The topology for the 5V ample, a battery powered device with a wall adapter input put is a standard buck converter. The £15V topology the output of the LT1767 can be held up by the backwould be a simple flyback winding coupled to the buck supply with its input disconnected. In this condition, theonverter if C4 were not present. C4 creates a SEPIC SW pin will source current into the bin. If the SHDN pin (single-ended primary inductance converter) topology is held at ground, only the shut down currentual will which improves regulation and reduces ripple current in be pulled via the SW pin from the second supply. With the. Without C4, the voltage swing on L1B compared to SHDN pin floating, the LT1767 will consume its quiescentA would vary due to relative loading and coupling operating current of 1mA. The pin will also source losses. C4 provides a low impedance path to maintain an current to any other components connected to the inputual voltage swing in L1B, improving regulation. In a line. If this load is greater than 10mA or the input could the back converter, during switch on time, all the converterOs shorted to ground, a series Schottky diode must be addedergy is stored in L1A only, since no current flows in L1B. as shown in Figure 9. With these safeguards, the outpattswitch off, energy is transferred by magnetic coupling can be held at voltages up to the absolute maximum into L1B, powering the Đ5V rail. C4 pulls L1B positive rating. sn1767 1767fas

 $C_F = \sim 100 pF$).

during switch on time, causing current to flow, and energy arrent in L1A and changes L1B current waveform from to build in L1B and C4. At switch off, the energy stored in L1B and C4 supply the Đ5V rail. This reduces the ximum output currents, see Design Note 100.




Figure 9. Dual Source Supply with 6µA Reverse Leakage




Figure 10. Buck Converter with Adjustable Soft-Start





Figure 11. Dual Output SEPIC Converter


PACKAGE DESCRIPTION

MS8 Package 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1660)



- * DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- ** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
 INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE




sn1767 1767fas



PACKAGE DESCRIPTION

MS8E Package 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1662)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS		
LT1370	High Efficiency DC/DC Converter	42V, 6A, 500kHz Switch		
LT1371	High Efficiency DC/DC Converter	35V, 3A, 500kHz Switch		
LT1372/LT1377	500kHz and 1MHz High Efficiency 1.5A Switching Regulators Boost Topology			
LT1374	High Efficiency Step-Down Switching Regulator	25V, 4.5A, 500kHz Switch		
LT1375/LT1376	1.5A Step-Down Switching Regulators	500kHz, Synchronizable in SO-8 Package		
LT1507	1.5A Step-Down Switching Regulator	500kHz, 4V to 16V Input, SO-8 Package		
LT1576	1.5A Step-Down Switching Regulator	200kHz, Reduced EMI Generation		
LT1578	1.5A Step-Down Switching Regulator	200kHz, Reduced EMI Generation		
LT1616	600mA Step-Down Switching Regulator	1.4MHz, 4V to 25V Input, SOT-23 Package		
LT1676/LT1776	Wide Input Range Step-Down Switching Regulators	60V Input, 700mA Internal Switches		
LTC1765	1.25MHz, 3A Wide Input Range Step-Down DC/DC	TH= 3Wto 25V, SO-8 and TSSOP-16E Packages		
LTC1877	High Efficiency Monolithic Step-Down Regulator	550kHz, M3 8\$to\/10V,d=1QiA, b _{UT} to 600mA at M = 5V		
LTC1878	High Efficiency Monolithic Step-Down Regulator	550kHz, լի/Աֆ ն tở/6V,d= 10μA, b _{UT} to 600mA at ի/(= 3		
LTC3401	Single Cell, High Current (1A), Micropower, Synchronous Step-Up DC/DC Converter	3MHz 0.5W to 5V, Up to 97% Efficiency Synchronizable Oscillator from 100kHz to 3MHz		
LTC3402	Single Cell, High Current (2A), Micropower, Synchronous Step-Up DC/DC Converter	3MHz 0.7W to 5V, Up to 95% Efficiency Synchronizable Oscillator from 100kHz to 3MHz		
LTC3404	1.4MHz High Efficiency, Monolithic Synchronous Step-Do Regulator	wn Up to 95% Efficiency, 100% Duty CyvAle, IQ = 10 W ₁ = 2.65V to 6V		

Burst Mode is a trademark of Linear Technology Corporation.

